Aaeon PFM-540I Rev.А Manual de usuario Pagina 47

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 62
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 46
PC 104 CPU Module PFM-540I
Appendix A Programming the Watchdog Timer A-2
A.1 Programming
PFM-540I utilizes IT8712F-A chipset as its watchdog timer
controller.
Below are the procedures to complete its configuration and the
AAEON intial watchdog timer program is also attached based on
which you can develop customized program to fit your application.
Configuring Sequence Description
After the hardware reset or power-on reset, the IT8712F-A enters
the normal mode with all logical devices disabled except KBC. The
initial state (enable bit ) of this logical device (KBC) is determined
by the state of pin 121 (DTR1#) at the falling edge of the system
reset during power-on reset.
Vista de pagina 46
1 2 ... 42 43 44 45 46 47 48 49 50 51 52 ... 61 62

Comentarios a estos manuales

Sin comentarios