
Appendix A Programming the Watchdog Timer A-2
A.1 Watchdog Timer Registers
Table 1 : Watch dog relative IO address
I/O Base address for Watchdog operation.
This address is assigned by SIO LDN7, register 0x60-0x61.
Table 2 : Watchdog relative register table
Enable/Disable
time out output via WDTRST#
0: Disable
1: Enable
Width of Pulse signal
00: 1ms (do not use)
01: 25ms
10: 125ms
11: 5s
Pulse width is must longer then
16ms.
0: low active
1: high active
Must set this bit to 0
Select time unit.
0: second
1: minute
0: Level
1: Pulse
Must set this bit to 1
1: timeout occurred. Write a 1
to clear timeout status
Time of watchdog timer
(0~255)
Comentarios a estos manuales